About this role
IP verification engineer - Principal
In this role you will be responsible for verifying complex IPs involving memory controllers, and interconnects, collaborating with global design and architecture teams.
Key responsibilities
- Develop and execute verification plans for memory controllers, interconnects and other infrastructural IPs
- Build scalable SystemVerilog/UVM-based verification environments with reusable UVM components (agents, monitors, scoreboards)
- Own end-to-end IP verification sign-off
- Achieve high-quality metrics including functional coverage and code coverage
- Manage regressions and debug failures
- Collaborate closely with design teams to resolve issues
Required expertise
Experience: 10+ years
- Strong experience in SystemVerilog, UVM, and Verilog
- Good understanding of Functional verification methodologies, Assertions (SVA) and coverage
- Good understanding of interconnect protocols such as AXI, AHB, CHI and PCIE
- Experience debugging complex RTL and testbench issues
- Experience in Formal verification is an added plus
Jobs Hindustan copied this listing from NXP Semiconductors' official careers site on 30 October 2026 and checked it again 31 October at 6:04 am IST. NXP Semiconductors never asks candidates for money. If anyone does, it is a scam.
Apply on NXP Semiconductors' site
Similar hardware & vlsi jobs in Bengaluru
ASIC Verification EEJ 2026
Bosch
Validating SoCs, automotive ASICs, subsystems, IPs.
- Bengaluru
- 5+ yrs
NewSemiconductor Application Engineer – Automotive Radar & Ultrasonic Sensing
Bosch
Support customers in the evaluation, integration, and debugging of Radar and Ultrasonic sensor solutions. Analyze and solve hardware, software, and system-level issues.
- Bengaluru
- 6+ yrs
NewLead Analog Circuit Design Engineer
IBM
At IBM Infrastructure & Technology, we design and operate the systems that keep the world running. From high-resiliency mainframes and hybrid cloud platforms to networking, automation, and…
- Bengaluru
- Hybrid
NewPackage Layout Engineer - Hardware
NVIDIA
As part of a Layout team, you will collaborate to implement high speed/density ASIC packages. Perform substrate breakout patterns for ASIC packages.
- Bengaluru
- 3+ yrs
NewSoftware Configuration Management Engineer – Hardware
NVIDIA
Responsible for the full SCM environment including application, OS, and server hardware components, developing the continued automation and innovation needed for our large environment
- Bengaluru
- 3+ yrs
New